

REMARKS

Claims 1-4 are pending in this application, of which claims 1-2 have been amended and claim 4 is newly added.

Claims 1-3 stand rejected under 35 U.S.C. § 103(a) as unpatentable over JP 61019154 to Harumi (hereinafter "Harumi") in view of JP 08107120 to Hajime (hereinafter "Hajime").

Applicant respectfully traverses this rejection.

Harumi discloses a resin sealed type semiconductor device in which a semiconductor chip 4 is mounted onto one surface of a resin board 3 made of glass-epoxy by a bonding agent having a low thermal expansion coefficient 5. There is a wiring pattern with the exception of a mounting section for the semiconductor chip 4, and there are bonding pads around the mounting section. A resin frame 2 is bonded with the periphery of the bonding pads by a thermo-setting resin having a low thermal expansion coefficient and excellent damp-proofing. Bonding wires 6 are coated with a thermo-setting sealing resin 1' having a thermal expansion coefficient within a range that the bonding wires are not cut by a temperature cycle, and the upper section of the sealing resin 1 and the inside of the resin frame 2 are bonded by a thermo-setting sealing resin 1 having superior damp-proofing. A metallic cap 9 is shaped onto the sealing resin 1.

The Examiner has cited Hajime for teaching provision of an electrical connecting portion of at least any of the plurality of electrodes at a reverse face of the semiconductor chip.

Applicant respectfully disagrees.

Figs. 3 and 4 of Harumi clearly show that the metallic cap 9 fails to cover the lowest peripheral portion of sealing resin 1 (Fig. 3) or the lowest peripheral portion of sealing resin 1' (Fig. 4).

U.S. Patent Application Serial No. 10/659,337
Response to Office Action dated March 23, 2005

Hajime, which is directed to a high frequency FET, discloses a space 19 provided between SiO₂ film 17 covering the integrated circuit and FET protecting metal film 15, so as not to generate extra capacitance (shown in the paragraph 23). In this way, Hajime, in which space 19 is indispensable, cannot be combined with Harumi to teach the present invention.

Claims 1-2 have been amended to clarify that the metal protective film extends to a surface of the semiconductor chip, which the combination of Hajime and Harumi fails to teach, mention or suggest.

Thus, the 35 U.S.C. § 103(a) rejection should be withdrawn.

In view of the aforementioned amendments and accompanying remarks, claims 1-4, as amended, are in condition for allowance, which action, at an early date, is requested.

If, for any reason, it is felt that this application is not now in condition for allowance, the Examiner is requested to contact Applicant's undersigned attorney at the telephone number indicated below to arrange for an interview to expedite the disposition of this case.

In the event that this paper is not timely filed, Applicant respectfully petitions for an appropriate extension of time. Please charge any fees for such an extension of time and any other fees which may be due with respect to this paper, to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, KRATZ, QUINTOS,
HANSON & BROOKS, LLP

W.L.B.

William L. Brooks
Attorney for Applicant
Reg. No. 34,129

WLB/ak

Atty. Docket No. 020721A
Suite 1000
1725 K Street, N.W.
Washington, D.C. 20006
(202) 659-2930



23850

PATENT TRADEMARK OFFICE